# Institute for Complex Systems (ICS)



Univ.-Prof. Dr.-Ing. Daniel Große

Web: jku.at/ics

Email: daniel.grosse@jku.at





# int iLength, iN; double dblTemp; bool again = true; while (again) again = false; getline(cin, sInput); stringstream(sInput) >> dblTemp; iLength = sInput.length(); else if (sInput[iLength - 3] != '.') (++iN < iLength) (isdigit(sInput[iN]))

## System-on-Chips (SoCs)

- Omnipresent
- Increasingly complex systems
- In particular SW importance/complexity rising rapidly:
- ASIC era: SW was afterthought
  - SoC era: SW is integral part
    - Bootcode, device driver, firmware, OS, libraries (network stack), application
- Problem:
   Traditional design flow (first HW then SW) insufficient

## int iLength, iN; double dblTemp; bool again = true; while (again) again = false; getline(cin, sInput); stringstream(sInput) >> dblTemp; iLength = sInput.length(); if (iLength < 4) else if (sInput[iLength - 3] != '.') again = true; (++iN < iLength) git(sInput[iN]))

Debugging and analysis tools

Sample software



## ... and Verification?

- Design already hard!
- New approaches to verify <u>cooperation</u> of SW and HW needed!
  - Application SW has to exploit cores & IPs
- · @ICS:
  - Design & verification flow starting from Virtual Prototype (VP) down to HW
  - Core concept: abstraction
  - HW/SW no longer two worlds
  - Verification happens earlier, with less irrelevant detail

# Open source and collaboration are strategic to software and hardware across industries and geographies.



# Disruptive **Technology**

## **Barriers**

Complexity

Design freedom

License and Royalty fees

Design ecosystem

Software ecosystem

## **Legacy ISA**

1500+ base instructions Incremental ISA

\$\$\$ – Limited

\$\$\$

Moderate

Extensive

### **RISC-VISA**

47 base instructions Modular ISA

Free – Unlimited

Free

Growing rapidly. Numerous extensions and cores. More design companies on RISC-V than any other architecture

Growing rapidly. Easy to compile for RISC-V



## RISC-V Foundation Members (>1000 today)



















































































































































































































































































































































































## **RISC-V News**

 Prediction: More than 64 billion RISC-V cores. by 2025 (Semico Research Corp.)



Ein geplanter Megadeal in der Chipbranche sorgt für Kritik von Wettbewerbshütern auf der ganzen Welt: Das US-Unternehmen Nvidia will den britischen Chipdesigner Arm kaufen, dessen Technologie den Kern jedes modernen Smartphones bildet. Bisher gehörte Arm dem japanischen Telekomkonzern SoftBank und galt damit praktisch als "neutral" – dass Arm nun in US-Hand kommen soll, beunruhigt nicht nur China.

8. September 2021, 18.52 Uhr



#### Worst-Case-Szenario als Chance für offene Alternative

Sollte die Übernahme von Arm durch Nvidia tatsächlich Auswirkungen auf die weltweite Rechnerproduktion haben, könnte das - zumindest längerfristig - dazu führen, dass sich Hersteller nach Alternativen zu den Arm-Designs umsehen. Einen Kandidaten - bisher grober Außenseiter - gibt es dafür schon. Mit RISC-V existiert ein Konkurrenzstandard mit einem enormen Vorteil: Die Rechnerarchitektur ist offen verfügbar - das heißt, für die Verwendung in Chips fällt an sich keine Lizenzgebühr an.



#### SMARTPHONES UPDATE

#### Qualcomm nutzt RISC-V in Snapdragon-Chips

Einer der größten SoC-Entwickler setzt mittlerweile auf RISC-V: Qualcomm integriert Kerne mit der offenen Befehlssatzarchitektur für den Embedded-Einsatz in aktuellen und zukünftigen Snapdragon-Chips.

24.01.2020 **4** Kommentare



#### **SAMSUNG & WESTERN DIGITAL**

#### RISC-V-Kerne für 5G-mmWave und SSDs

Die offene CPU-Befehlssatzarchitektur RISC-V gewinnt an Verbreitung: Samsung verwendet entsprechende Kerne für 5G-mmWave-Module und Western Digital hat zwei weitere Designs für SSD-Controller.

16.12.2019 **=** 0 Kommentare



#### tom's HARDWARE



Reviews

**Best Picks** 

## Intel Offers \$2 Billion for RISC-V Chip Startup SiFive: Bloomberg

By Paul Alcorn June 10, 2021

Technology


## Intel and Softbank Beware. Open Source Is Coming to the Chip Business


By Ian King

22. Januar 2020, 15:00 MEZ


## **@ICS: Open Source RISC-V VP**

#### **VP Architecture**









## **WAL: Waveform Analysis Language**

- Waveform debugging
  - Tedious and slow
  - Manual
  - Can not be automated
    - Or can it?




 WAL is Domain Specific Language (DSL) to express waveform analysis problems

Du hast retweetet


Olof Kindgren @OlofKindgren · 21. Jan.

So, @lcsklmmr and @Daniel Grosse made a DSL called WAL for analysing waveforms. Now what can you do with such a thing? Well, for one you can calculate how many cycles it takes for SERV to execute each instruction. Check it out here



LucasKI/serv-cpi






320	addi x4, x3, 1	lw x3, 0(x1)	addi x2, x2, 40	auipc x2, 1
322	addi x4, x3, 1	addi x4, x3, 1	lw x3, 0(x1)	addi x2, x2, 40
324	addi x4, x3, 1	addi x4, x3, 1	addi x4, x3, 1	lw x3, 0(x1)
326	flush	flush	flush	flush

Warning 1: Pipeline flushed, current instruction lw x3, 0(x1) Previous Next

328	addi x4, x3, 1	addi x4, x3, 1	addi x4, x3, 1	lw x3, 0(x1)
330	addi x5, x3, 2047	addi x4, x3, 1	addi x4, x3, 1	addi x4, x3, 1
332	lw x3, 0(x1)	addi x5, x3, 2047	addi x4, x3, 1	addi x4, x3, 1
334	addi x4, x3, 1	lw x3, 0(x1)	addi x5, x3, 2047	addi x4, x3, 1
336	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)	addi x5, x3, 2047
338	addi x4, x3, 1			0(x1)
340	addi x4, x3, 1	Dipolino etetue	viouslizati	0(x1)
342	addi x4, x3, 1	Pipeline status	visualizati	0(x1)
344	addi x4, x3, 1	The second secon		0(x1)
346	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)	lw x3, 0(x1)
	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)	lw x3, 0(x1)
	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)	lw x3, 0(x1)
	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)	lw x3, 0(x1)
	addi x4, x3, 1	addi x4, x3, 1	lw x3, 0(x1)	lw x3, 0(x1)

rning 1: Pipeline halted for 11 cycles, current instruction lw x3, 0(x1)







## **Areas**

- Modelling & Implementation of FPGAs
  - RISC-V cores
  - Accelerators (NNs, Approximate Computing)
  - o ...
- Verification
  - Fuzzing
  - Metamorphic Testing
  - Symbolic execution of SW interacting w HW
  - Symbolic Computer Algebra (SCA) for hard arithmetic (e.g. multipliers) at gate level
  - o ...



# Institute for Complex Systems (ICS)



Univ.-Prof. Dr.-Ing. Daniel Große

Web: jku.at/ics

Email: daniel.grosse@jku.at



