ICS Institute for Complex Systems



DI Manfred Schlägl Head: Univ.-Prof. Dr.-Ing. Daniel Große jku.at/ics



Android für RISC-V: Google präzisiert Pläne

Vor fast einem Jahr hatte Google erstes Interesse gezeigt, Android auf die RISC-V-Architektur zu portieren, nun folgen erste Ergebnisse.



System-on-Chip (SoC)

- Omnipresent + very complex
- Heart: Processor
 - Very hot: RISC-V



RISC-V-Prozessoren fliegen in Weltraum

sat mit RISC-V-CPU umkreist bereits die Er

| 12.09.2022 18:08 Uhr Christof Windeck



Die NASA setzt beim High-Performance Spaceflight Computing (HPSC) künftig auf RISC-V. Ein europäischer Nanosat mit RISC-V-CPU umkreist bereits die Erde.

By Paul Alcorn June 10, 2021



System-on-Chip (SoC)

- Omnipresent + very complex
- Heart: Processor
 - Very hot: RISC-V

"RISC-V is the Linux of processo

Instruction Set Architecture (ISA)

Instruction Set Architecture (ISA)

is the interface between HW and SW

- Instructions (encoding & semantics)
- Number and types of registers
- ° Memory access, addressing modes





Modular Design





Intel x86, ARM Incremental instruction set

JOHANNES KEPLER UNIVERSITY LINZ **RISC-V** Composable extensions

Disruptive **Technology**

Barriers

Complexity

Design freedom

License and Royalty fees

Design ecosystem

Software ecosystem

Specification

RISC-V

Legacy ISA

1500+ base instructions Incremental ISA \$\$\$ – Limited \$\$\$ Moderate Extensive

180 hours to read

RISC-V ISA

47 base instructions <u>Modular</u> ISA

Free – Unlimited

Free

Growing rapidly. Numerous extensions and cores. More design companies on RISC-V than any other architecture

Growing rapidly. Easy to compile for RISC-V

6 hours to read

RISC-V is an open standard

Bachelor Thesis

I want to implement my own processor!

I want to implement an AI accelerator!

I want to work on SW side or programming languages!

Contact us

- Together we will work out the topic of your thesis
- Depending on your interests
- Already have an idea? Great!
- We support you at every stage of your thesis

A very cool result And a new title for your collection



Research Areas at our Institute

- Modelling & Implementation
 - RISC-V virtual prototypes
 - ° RISC-V cores (VHDL, Verilog)
 - SUBLEQ Processor (processor in 1 instruction)
 - Accelerators (RISC-V Vector extension, NNs, Approximate Computing)

° ...

- Electronic Design Automation: e.g. verification
 - Property Checking / Equivalence Checking
 - Waveform Analysis Language (WAL)
 - Fuzzing
 - Metamorphic Testing
 - $^{\circ}\,$ Symbolic execution of SW interacting with HW
 - Symbolic Computer Algebra (SCA) for hard arithmetic (e.g. multipliers) at gate level







→ More Details: <u>https://ics.jku.at/research/</u>

Metamorphic Testing and Virtual Prototypes



Institute for Complex Systems



Contact us!





- Univ.-Prof. Dr. Daniel Große
- Science Park 4, 3rd floor
- <u>daniel.grosse@jku.at</u>
- jku.at/ics

Bachelor- and Masterthesis https://ics.jku.at/teaching/theses/

also: Seminars / Projects

Target: Mastering the constantly growing complexity of hardware/software systems

Topics:

- Virtual Prototypes (VPs) for HW/SW systems (System Level)
- HW designs in Verilog/VHDL at the Register Transfer Level (RTL), down to the gate-level

Primary research areas:

- Verification, debugging, and synthesis
- Problems in Electronic Design Automation (EDA)

We heavily use RISC-V in our research work (see e.g. our open-source RISC-V VP++).

JYU JOHANNES KEPLER UNIVERSITY LINZ

ICS Institute for Complex Systems



DI Manfred Schlägl Head: Univ.-Prof. Dr.-Ing. Daniel Große jku.at/ics

