Computer Science Colloquium
Dipl.-Math. Gerolf Hoflehner
Intel Microprocessor Lab, Santa Clara, USA
Register Allocation for the Intel(R) Itanium(R) ProcessorThu 26.11.2009, 16:15, 60 minutes
AbstractGraph-coloring based register allocators have been implemented in commercial and research compilers since Gregory Chaitin?s and colleagues pioneering work in the early 1980?s. The Itanium processor is commercially available since 2001. This talk sketches the history of graph-coloring based allocators, gives background on the Itanium architecture and shows how to extend classical allocators for Itanium with its support for predication, control- and data speculation and dynamic register stack. A general problem of coloring allocators is that they are slow for large candidate sets. The presentation will discuss methods to handle allocation problems of any size efficiently.
BioGerolf Hoflehner is a Research Scientist in the Intel Microprocessor Research Lab, Santa Clara. He worked on the optimizing Intel Itanium backend as developer and project lead from 1999 - 2008. Prior to joining Intel he worked in compiler development teams at Siemens (Munich), Pyramid (San Jose), and Sun Micro (Menlo Park). He has a Diplom in Mathematics from the Technical University Munich, Germany.
Invited by o. Univ.-Prof. Dr. Hans-Peter Mössenböck
The Computer Science Colloquium is organized by the Department of Coputer Science at JKU, the Österreichische Gesellschaft für Informatik (ÖGI) and the Österreichische Computergesellschaft (OCG).